Data Flow Modeling
Dataflow modeling makes use of the functions that define the working of the circuit instead of its gate structure.
Dataflow modeling has become a popular design approach, as logic synthesis tools became sophisticated. This approach allows the designer to focus on optimizing the circuit in terms of the flow of data.
Dataflow modeling uses several operators that act on operands to produce the desired results. Verilog provides about 30 operator types. Dataflow modeling describes hardware in terms of the flow of data from input to output.
The dataflow modeling style is mainly used to describe combinational circuits. The primary mechanism used is a continuous assignment.
A value is assigned to a data type called net, which is used to represent a physical connection between circuit elements in a continuous assignment. The value assigned to the net is specified by an expression that uses operands and operators.
A continuous assignment replaces gates in the circuit's description and describes the circuit at a higher level of abstraction. A continuous assignment statement starts with the keyword assign.
The syntax of a continuous assignment is
LHS_net is a destination net of one or more bit, and RHS_expression is an expression of various operators.
The statement is evaluated at any time any of the source operand value changes, and the result is assigned to the destination net after the delay unit.
The target in the continuous assignment expression can be one of the following:
Let us take another set of examples in which a scalar and vector nets are declared and used
NOTE: Multiple continuous assignment statements are not allowed on the same destination net.
Continuous Assignment on Vectors
As described in the characteristics, the continuous assignment can be performed on vector nets.
The above code describes a 3-bit adder. The MSB of the sum is dedicated to carry in the above module. It generates the following output:
The concatenation of vector and scalar nets is also possible. The same example for 3-bit adder is shown by using concatenation:
The output is:
a = 100, b = 111, sum = 011, carry = 1
1. Regular Continuous Assignment
It follows the following steps, such as:
Step 1: Declare net.
Step 2: Write a continuous assignment on the net.
The below code follows Regular continuous assignment:
2. Implicit Continuous Assignment
We can also place a continuous assignment on a net when it is declared. The format will look like the below:
3. Implicit Net Declaration
In Verilog, during an implicit assignment, if LHS is declared, it will assign the RHS to the declared net, but if the LHS is not defined, it will automatically create a net for the signal name.
In the above example, out is undeclared, but Verilog makes an implicit net declaration for out.
In real-world hardware, there is a time gap between change in inputs and the corresponding output.
For example, a delay of 2 ns in an AND gate implies that the output will change after 2 ns from the time input has changed.
Delay values control the time between the change in an RHS operand and when the new value is assigned to LHS. It is similar to specifying delays for gates. Adding delays helps in modeling the timing behavior in simple circuits.
It is getting us closer to simulating the practical reality of a functioning circuit. There are different ways to specify a delay in continuous assignment statements, such as:
1. Regular Assignment Delay
We assign a delay value in the continuous assignment statement. The delay value is specified after the assign keyword.
This delay is applicable when the signal in LHS is already defined, and this delay represents the delay in changing the value of the already declared net. For example,
If there is any change in the RHS operands, then RHS expression will be evaluated after 10 units of time and the evaluated expression will be assigned to LHS.
At time t, if there is a change in one of the operands in the above example, then the expression is calculated at t+10 units of time.
It means that if in0 or in1 changes value before 10-time units, then the values of in1 and in2 at the time of re-computation (t+10) are considered.
2. Implicit Continuous Assignment Delay
Here, we use an implicit continuous assignment to specify both a delay and an assignment on the net.
Is same as
3. Net Declaration Delay
In this case, the delay is associated with the net instead of the assignment.
Here, a delay is added when the net is declared without putting continuous assignment.
This code has the same effect as the following: